Abstract-This paper describes the design and implementation of a linear optical receiver front-end for short range optical communication applications in 0.13-μm CMOS technology. While conventional optical receivers are typically implemented using limiting amplifiers (LA), emerging optical systems are expected to employ advanced modulation schemes, which require preserving the signal envelope. The proposed linear optical receiver architecture utilizes super-Gm transimpedance amplification with commonmode restoration and constant settling time automatic gain control (AGC) with background illumination cancellation to preserve the signal linearity while tolerating capacitance up to 15 pF for large area photo-detectors. Linearity aware design of transimpedance amplifiers (TIA), variable gain control (VGA), and post amplifiers (PA) are discussed before introducing an exponential generator based on the parasitic BJTs available in the used technology. Consuming 40 mW from a 1.2 V supply in the presence of ∼15 pF input capacitance, the circuit achieves a binary modulation data rate of 5 Gbps with an input sensitivity of ∼ 65 μA maintaining a bit-error rate (BER) < 10 −12 . S-parameter measurements show a constant −3 dB bandwidth of 2.5 GHz for a wide dynamic range of ∼45 dB (30-75 dBΩ) with dB-linearity error better than ±1 dB. To demonstrate the optical functionality of the architecture, an external photodiode (PDCS70T-GS) is directly wirebonded to the chip. Optical measurements confirm a sensitivity of −9.5 dBm (BER < 10 −12 ) at a highest data rate of 5 Gb/s (λ = 680 nm). The noise and linearity performance of the receiver is verified using input referred integrated noise and 1 dB-compression point measurements for different gain settings.
over optical wireless or plastic optical fiber (POF) is gaining momentum for multi-Gbps data transmission inside the home or office environment [1] [2] [3] [4] [5] [6] [7] . This is primarily due to the availability of inexpensive components as well as license free operation. For example, plastic optical fiber (POF) has emerged as a popular substitute to conventional fibers in short distance links due to its low cost, "cut and plug" installation and mechanical resilience [8] . However, the bandwidth-length product of the step-index POF (SI-POF) is small (5 MHz.km) due to multimode dispersion inside their large core diameter. Although recent progress in graded-index POF (GI-POF) technology has enhanced its performance to 350 MHz.km [1] , it still falls short of the requirements for 10-Gb/s Ethernet, which will be an imminent need due to the data outburst in PCI Express 3.0 and uncompressed HDTV transmissions [9] . On the other hand, for optical wireless communications including visible light communication (VLC), the large diffusion capacitance of the dual purpose light emitting diodes (LEDs) used for both illumination and data transmission tends to reduce the communication speed [3] , [10] . A possible solution to the bandwidth limitations in both scenarios, optical wireless or wireline (POF), is the use of advanced modulation schemes and spectrum equalization techniques [2] , [11] , [12] . Moreover, the use of multilevel modulation holds a strong promise to reduce the number of parallel channels and increase throughput in spatially multiplexed channels such as 10 Gb/s transmission [2] , [5] , [13] . Although the bandwidth requirement relaxes due to the spectral efficiency of such modulation techniques, the receiver bandwidth (BW) should still be high enough to allow equalization of any bandwidth limitation in the link (such as GI-POF or LEDs). Therefore, a bandwidth of 2.5 GHz is targeted in this work as a compromise between the high input capacitance of the needed photodetector and the DC power dissipation. Finally, the signal dynamic range with advanced modulation increases dramatically due to the existence of multiple data levels or carriers. For example, as the number of subcarriers in a multi-carrier modulation (MCM) system [ Fig. 1(a) ] increases, the probability of a higher peak-to-average ratio also increases as shown in Fig. 1(b) [8] . This, in turn, imposes strict linearity constrains on link components, both at the transmitter and the receiver sides [5] .
Conventional optical receivers based on limiting amplifiers cannot preserve the signal envelope due to their non-linear amplification and poorly controlled gain, especially in the presence of large variations over process, voltage and temperature Fig. 1 . Peak-to-average ratio (PAR) in multi-carrier modulation (MCM) system: (a) A short range optical communication system using OFDM/DMT. (b) Probability distribution of PAR in an OFDM system for different number of sub-carriers [8] .
(PVT) corners [14] [15] [16] . Existing works for linear optical receivers either use non standard CMOS technologies and discrete components or the speed is only in the lower MHz range [11] , [17] . In this paper, we present an automatic gain control AGC based architecture with focus on linearity enhancement in CMOS Gbps receivers for optical communications to overcome the non-linearity issue. Analytical expressions relating circuit parameters to block level requirements are discussed and full characterization of a prototype IC is presented. Unlike previous implementations, this work incorporates linearity aware design of optical receiver circuits and combines optical front end design with RF circuit techniques in gain control for realizing such a system. Section II describes the architecture including system parameters such as settling time and background illumination cancellation. The block level description and circuit implementation of different stages are presented in Section III. Section IV presents the characterization results, while conclusions are drawn in Section V.
II. LINEAR OPTICAL RECEIVER ARCHITECTURE
This work utilizes an automatic gain control (AGC) optical receiver architecture to maintain the linearity of the received signal for subsequent processing. AGC circuits are widely used in local-area-network (LAN) links, optical and RF communication circuits [19] , [20] . Some of the reasons for using an AGC rather than an LA are jitter compensation, improvement of equalization capacity in the presence of system non-linearity and high received power [21] , decision circuit design with relaxed dynamic range and sensitivity improvement using threshold optimization [22] .
The process of automatic gain control is essentially a negative feedback system and therefore needs careful consideration while designing for a given settling time and loop bandwidth. The settling time of the AGC loop is directly related to the gain acquisition or locking time for the entire link. As shown in [18] , a constant settling time is necessary for fast signal acquisition, low demodulation error and system stability over all operating conditions. Moreover, it allows maximum loop bandwidth so that the signal acquisition is fast. For example, amplitude acquisition usually occurs during preamble when a known set of data is transmitted. If the acquisition time varies over different conditions then the preamble has to be made longer than the longest possible lock time. This will waste system resources in some occasions and might even make the performance worse in some others.
One of the major challenges of implementing constant settling time AGC circuit in standard CMOS technology is the requirement of dB-linearity and the implementation of exponential function generators to achieve that. To understand why a simple AGC system with linear components, as shown in Fig. 2(a) , cannot yield a constant settling time, we derive its loop gain as:
where, k p = peak detector gain, F (s) = loop filter transfer function, G(V c ) = VGA gain and V 0 o denotes a constant peakto-peak voltage set at the output of the AGC circuit by the external reference voltage, V ref [ Fig. 2(a) ]. It is obvious from (1) that the loop gain and therefore, the settling time can be constant for a certain operating point of the AGC circuit given that the VGA gain (G(V c )) has an exponential function [18] . In practical implementations, the VGA control function (G(V c )) can be composed of a linear gain control block (k v ) cascaded to an exponential function generator, as shown in Fig. 2(b) . The settling time of the architecture in Fig. 2(b) can, therefore be derived as
where, G m , C are the transconductance and capacitance of the G m − C loop filter, respectively and k 2 indicates the dB-linear gain control slope of the exponential function generator. It can be shown that the transfer function of the AGC circuit is highpass in nature, indicating that the slower variations in input power are corrected by the loop. In order to make sure that the input variations related to the signal itself do not get attenuated, it is necessary to set the lower cut-off frequency (∼ 1/τ ) of the high-pass AGC function smaller than the smallest modulation frequency of interest. In addition to the automatic gain control loop, offset cancellation networks (OCN) are used for mitigating the DC offset resulting from process mismatch and DC illumination. It can be shown that if the total forward gain (A) is divided among n offset cancellation loops for achieving a specific lower cut-off frequency, then a factor of (1/n)
(1−1/n) less area is required for the on-chip low pass filter (LPF) passives compared to the design with a single offset cancellation loop.
Based on the constant settling time requirement of the AGC loop and the drive for on-chip passive area reduction by multiple offset cancellation loops, a linear optical receiver architecture as shown in Fig. 3 is proposed. In order to meet the sensitivity requirements of the post-processing circuitry after the front end and the limited gain of TIA, a gain block after the TIA is often necessary. However, the post-processing circuits such as feed-forward equalizer (FFE) and analog-to-digital converter (ADC) often have strict linearity constraints within a narrow dynamic range [20] , [21] . For example, the front end gain in an IEEE 10 GBASE-KR and 10 GBASE-LRM standards needs to be tunable over a range of >20 dB [23] . Any fluctuations in the input power or front-end gain due to PVT variations can translate to non-linearity and clipping induced bit errors at the receiver [2] . To ensure that the output signal from the front end maintains a constant power profile compatible with the following processing blocks, an AGC loop around the post amplifier is utilized in this architecture (Fig. 3) . The transimpedance amplifier (TIA) may also have its own gain control mechanism in case the input power or transimpedance is high. However, as will be explained in the following section, the transimpedance gain in this implementation is low enough to ensure linear mode operation of the post amplifier and therefore, no gain control inside the TIA is necessary.
III. CIRCUIT DESIGN

A. Pre-Amplifier Circuit Design
One of the challenges in short range optical communication systems is the ever increasing demand for speed in transferring data. This translates to a larger overall bandwidth of the optical communication link including the transmitter, channel and the receiver. While the speed limitation can stem from the bandwidth constraint of the channel itself, the bottleneck mainly arises due to the small optical and electrical bandwidth of the optoelectronic devices and transceiver circuitry, respectively. In an optical receiver, for example, the photodiode capacitance can create a low enough pole with the input impedance of the transimpedance amplifier and limit the overall electrical bandwidth.
Unlike the long haul optical communication systems, the user overhead for short range optical communication is much lower, requiring aggressive measures to reduce system cost. For example, communication over the emerging plastic optical fiber (POF) reduces cost by allowing the so called "cut and plug" installation by the user [8] . In order to obviate the need for rigorous alignment of the fiber core and the photodiode, the active area of both needs to be large. This results in a high photodiode capacitance that can severely limit the front end speed.
A conventional TIA topology that exhibits low input impedance while offering a good trade-off between input referred noise and transimpedance is the so called shunt-shunt feedback (SSFB) architecture. However, for a target bandwidth beyond 2.5 GHz and an on-chip photodiode capacitance in the order of tens of picofarads, it is hard to ensure enough phase margin from the core gain design of an SSFB TIA [1] . Therefore, a super-G m TIA topology similar to [1] is adopted in this design to improve tolerance to large input photodiode capacitance and meet the system bandwidth requirement while avoiding stability issues. The detailed schematic of the TIA is shown in Fig. 4 . Before explaining the design procedure of the TIA, its corresponding design equations are derived and analyzed. While the input-output (I/O) and noise characteristics of the amplifier have been presented in [1] , we extend the analysis to account for the linearity of the TIA and the effect of the loop gain reduction on differential/common mode input impedance.
The common mode and differential input impedance of the TIA can be derived as (3) and (4), respectively.
. (4) From (4), it can be interpreted that two feedback loops along with the passive coupling network are acting together to reduce Z in,DIF F . For an initial estimation of numerical parameters (R D1,D2 = 100 Ω, g m1,m2 = 30 mS, g m3 = 10 mS), Z in,DIF F can be as low as 2Ω. This is small enough even for an estimated photodiode capacitance of ∼15 pF for achieving a target bandwidth of 2.5 GHz. The expression for Z in,DIF F also reveals that there are two poles and zeros in its frequency domain. Neglecting the high frequency (>10 GHz) poles, it can be predicted that the input impedance will increase at frequencies determined by the parasitics at nodes X and Y , which will eventually decrease the bandwidth. Intuitively, this occurs because of the loop gain reduction at higher frequencies. Moreover, the existence of the poles at nodes X and Y may degrade loop stability by introducing complex conjugate poles in the closed loop response.
The transimpedance of the TIA can be derived as follows [8] :
where R in denotes the differential input impedance at DC derived in (4) . Since the other poles and zeroes are at much higher frequencies, the transimpedance bandwidth is indeed determined by the pole at the input according to (5) .
To determine the input referred noise of the transimpedance amplifier, we note that there are three signal nodes in the circuit, namely X, Y and Z. These nodes have different current to output voltage gain (transimpedance). After recognizing the noise currents flowing into them and multiplying by the corresponding transimpedance, the input referred noise current can be determined as
where i n,M 1 , i n,M 2 and i n,M 3 stands for the channel noise current for the FETs and i n,R D1 , i n,R D2 indicates the thermal noise current of the load resistors. It can be observed from (6) that the noise contribution of M 2 and R D2 start to increase beyond 650 MHz for the designed parameters. The noise contribution from M 1 and R D1 increases at a much higher frequency (∼17 GHz) because of the presence of CC-RGC circuit in its feedback loop that suppresses the effect of noise at the output [1] . In an effort to push the lower zero to higher frequencies, a higher value of g m2 has been selected (36 mS) and the layout parasitics have been minimized at the input. In order to derive the linearity equations, we note from (5) that the transimpedance is mainly determined by the network comprised of M 1 , M 3 and R D1 , since most of the input current flows through these components. Assuming g m3 R D1 1, the third-harmonic gain can be derived as
where,
is the transconductance coefficient of M 3 and V GS3 is its gate-source voltage at DC. Recognizing that the input 1 dB compression point can be expressed as:
, it can be shown from (5) and (7) that
where, I D,M3 is the DC drain current of M 3 in Fig. 4 . It can be inferred from (8) that to improve linearity without sacrificing fundamental gain or increasing power penalty, the overdrive voltage of M 3 should be maximized. Moreover, the bias current of M 3 should be orders of magnitude higher than the maximum expected input current. The second harmonic distortion of the differential TIA topology, on the other hand, is minimized by ensuring good matching conditions and layout symmetry. The simulated (post layout) and calculated results of the TIA are shown in Fig. 5 . The calculations are based on the TIA equations derived in (3)-(6) along with process parameters and layout parasitics. Fig. 5(a) plots the transimpedance of the TIA in the presence of 15 pF input capacitance. The common mode input impedance of the TIA (Z in,cm ) in parallel with the large interconnect capacitance (C in ) of the meshed on-chip photodetector is shown in Fig. 5(b) . Moreover, the parallel combination of the differential input impedance (Z in,dif f ) and photodiode capacitance (C PD ) as plotted in Fig. 5(c) shows good agreement with the theoretically calculated value. Fig. 5(d) indicates that the input referred noise has a zero at about 600 MHz (2g m2 /2πC PD ), which arises due to the degeneration impedance of M 1 created by C PD along with the transconductance of M 2 . Finally, the input 1 dB compression current is simulated to be ∼3 mA, which is much larger than the expected input current and therefore, no AGC is necessary in the TIA to maintain its linearity. Fig. 6 shows the schematic of the proposed CMFB circuit based on differential sensors and diode connected feedback element (M x ). Ignoring the high frequency poles, it can be shown that the CMFB loop gain including the common mode networks in Fig. 4 and the CMFB circuit in Fig. 6 is
B. CMFB Circuit
where, g mc is the transconductance of the sensing devices (M c,1−4 ) in Fig. 6 , n is the mirroring ratio of M x (Fig. 6 ) and M 5 (Fig. 4) . It can be observed from (9) that the photodiode capacitance creates a dominant pole along with the common mode DC input impedance as shown in (3) to stabilize the CMFB loop. Moreover, the value of the sense transconductance (g mc ) and mirroring ratio (n) can be tuned to set the desired loop gain so that the CMFB loop is stable over PVT variations with enough phase margin (PM). 
C. Variable Gain Amplifier (VGA)
As explained earlier, a dB-linear variable gain amplifier is necessary to ensure constant settling time of the automatic gain control circuit. Fig. 7 shows an implementation of dB-linear VGA by cascading an exponential function generator with a linear variable gain amplifier. A Gilbert four quadrant multiplier has been chosen as the linear-VGA in this work because of its gain independent bandwidth and linear control characteristics. The gain control equation of the VGA can be simplified by assuming a small input signal compared to the overdrive voltage of M 1,2 and identical transistor dimensions for simplicity [8] 
where μ n is the electron mobility, C ox is the gate oxide capacitance of the MOSFET, (W/L) 1−6 is the transistor aspect ratio of M 1−6 , R D is the load resistance and V C is the gain control voltage. It is observed from (10) that the VGA gain is a linear function of the control voltage, albeit for small signal input. Although the linearity for a multi-carrier receiver is defined by multi-tone power ratio (MTPR) [25] , the input third intercept point (IIP 3 ) can provide a good initial estimation [24] . To arrive at an expression of the IIP 3 of the Gilbert VGA, we derive the large signal output current of the VGA in terms of the input and control voltage
where, β n = (1/2)μ n C ox (W/L) 1−6 . Recognizing that IIP 3 can be expressed as (4/3)(α 1 /α 3 ) where
, the IIP 3 of the circuit can be derived as [8] A IIP 3,VGA = 4 √ 3
It can be inferred from (12) that a slight increase in the control voltage to increase the VGA gain results in a decreased IIP 3 . In order to increase the overall IIP 3 for the highest gain setting, therefore, the overdrive voltage of M 5, 6 has to be increased.
D. Exponential Function Generator
Exponential function generators are essential in automatic gain control circuits to ensure constant settling time of the loop. Unfortunately, there are no standard devices in CMOS technologies that display exponential transfer function in the saturation regime [26] . The implementation of exponential function in CMOS technology requires complex circuit blocks, adds to the power consumption and are generally needed only for high speed, ultra low noise applications [27] , [28] . For example, CMOS square law devices operating in saturation are used by several works to implement different approximation expressions of the exponential function [20] , [27] [28] [29] . A switching architecture to implement approximated expression of the exponential function in two different approximation regions is presented in [20] , [28] . Although, the approximation region extends due to switching, the implementation complexity warrant the use of such architectures in simple designs. The work in [27] utilizes second order Taylor series expansion to realize the exponential relationship in the current domain, albeit for a limited control range. Moreover, the transconductnace of load devices in a differential amplifier is tuned in [29] , which may result in gain dependent bandwidth of the VGA. An efficient method of cascading several differential stages with first order control to achieve larger dynamic range is presented in [30] , however the bandwidth of such systems may suffer due to cascading. A detailed comparison of the exponential generation methods can be found in [20] . In this design, a simplified method of using the parasitic p-n-p bipolar transistor (BJT) available in the form of ESD protection device in the technology is introduced to implement the required exponential function. The schematic of the entire variable gain amplifier cascaded to the exponential function generator for dB-linear response is shown in Fig. 7 . The gain control voltage (V c,VGA ) creates exponential collector currents that gets converted back to control the voltage for the VGA by the identical resistors, R. The correction circuitry (M c ) acts as a sink for the base current, I B , which can be large due to the low current gain (β) of the parasitic BJT and can potentially decrease the loop gain of the AGC circuit. Since the gate control voltage for M 5, 6 produced from the exponential can only be unipolar, the potential of AGC instability due to the loop gain inversion is also eliminated.
E. Post Amplifier (PA)
The schematic of the post amplifier is shown in Fig. 8 . A standard differential pair with resistive loading is utilized to achieve the required front end gain while minimizing the area and power dissipation. It can be shown that the input thirdintercept point (IIP 3) of this stage is directly proportional to the overdrive voltage of the input transistors (M 1,2 ) [24] . To increase the overdrive voltage while maintaining the same power dissipation, the width-to-length (W/L) ratio of the transistors needs to be reduced which may increase mismatch. Therefore, the devices are sized as a compromise between the tolerable third harmonic distortion and the introduced mismatch. Moreover, to increase the bandwidth of the previous stage by eliminating a part of the input capacitive loading of M 1,2 , negative Miller capacitance is utilized (Fig. 8) . Negative Miller capacitance can cancel a part of the gate-to-drain and gate-to-source capacitance of the input transistors (M 1,2 ), at least until the frequency beyond which the stage gain starts to degrade or the output phase starts to deviate [31] , [32] . The output capacitive loading due to the negative Miller capacitance of the previous stage has been taken into account and the last stage of the post amplifier chain is designed with high drive current. Moreover, a negative impedance converter (NIC) stage has been utilized ( Fig. 8) with a MOSCAP value of C 1 = 50 fF to compensate for a portion of the extra capacitance at the last stage. Furthermore, the negative Miller capacitance should be implemented using MOS varactors for better tracking with higher capacitance value and the magnitude of the negative capacitance should only be a fraction of the load capacitance to ensure stability [33] . In this design, 20 fF MOSCAP is employed in the form of M 3,4 ( Fig. 8) to cancel ∼30% of the total load capacitance of the PA stage.
F. Power Detector and Integrator
To control the gain of the VGA automatically, it is necessary to detect the strength of the incoming signal, compare it with a reference and generate a control signal related to the error. buffer output (V out in Fig. 3 ). During closed loop operation of the AGC, V ref,AGC is initially set equal to the V PD value that corresponds to the required V out and later fine tuned. The unity gain frequency and settling time of the AGC loop can easily be changed by selecting a different value of the external capacitor as long as the loop is stable.
G. Offset Cancellation Network (OCN) and Output Buffer
The offset cancellation network (OCN) in Fig. 3 is composed of a low pass filter (LPF) and feedback gain stages. A higher feedback gain ensures more DC suppression at the cost of higher low-cut-off frequency (f c ) due to increased loop gain [20] . To keep the lower-cut-off frequency below ∼50 kHz for minimum DC wander at 5 GHz for 2 31 − 1 input PRBS data [1] , an f c of ∼32 kHz is targeted for each OCN of the dual-offset cancellation loops in Fig. 3 . In order to reduce chip area while maintaining such low f c , the LPF capacitors are implemented in the form of Miller capacitors around the feedback gain stages.
The schematic of the f T -doubler buffer is shown in Fig. 8 . The buffer is designed with a high bias current capability (I SS2 ≈ 6 mA) to drive the off-chip 50 Ω loads while still maintaining a reasonable differential swing across the on chip termination resistance (R D2 ). The sensing network, R B (20 kΩ) & C B (10 pF) generate a common mode voltage from the input signal and provide the gate bias to the source driven pair (M 8,9 ). Moreover, the termination resistors (R D2 ) are designed to be slightly larger (∼ 65 Ω) to compensate for the low output impedance of M 7−10 .
IV. MEASUREMENT RESULTS
The proposed optical receiver has been implemented in IBM-130 nm CMOS technology. The Nwell/Psub photodiode included inside the chip fabricated in this non-optical process, is found to be non-functional during measurement. One possible reason for this is the inadvertent silicidation and metal filling of the active area of the photodiode. For optical characterization of the chip, therefore, an external bare die P-I-N photodiode (Albis PDCS100T-GS) is used. However, the optically non-functional on-chip photodiode (280 × 280 μm 2 ) still acts as a ∼15 pF capacitive load for the TIA input according to device simulations, while the external photodiode contributes only 0.4 pF. The die micrograph and wirebonded photodiode is shown in Fig. 10 . The measurement of the chip is conducted both in the electrical and optical domains. Fig. 11 shows the full characterization setup of the optical receiver.
The measured transimpedance vs. frequency for different control voltages of the VGA is shown in Fig. 12(a) . A calibrated vector network analyzer (Anritsu-37397C) is used for the S-parameter measurement allowing the 50 Ω source resistance to act as the Thevnin (voltage) to Norton (current) source converter. A similar approach as [34] is utilized to determine the transimpedance from measured transmission (S21) and reflection coefficient (S11) from (13)
where, Z 0 is the reference impedance of the measurement equipment. It is observed from the figure that the proposed architecture can achieve a high bandwidth of ∼2.5 GHz even with a large input capacitance of 15 pF representing the photodiode loading. The measured dB-linear gain control characteristics for different control voltage of the VGA (with the AGC loop opened) is shown Fig. 12(b) . The gain is measured by a 500 MHz input tone from Agilent-PSG analog signal generator (E-8257D) and a spectrum analyzer (PXA-N9030A). It is obvious from the figure that a dB-linear control range of 35 dB can be achieved with an approximation error ±1 dB using the parasitic BJT. The dB-linearity dynamic range at the higher gain end is mainly limited by the linear control range of the VGA itself and the dB-linearity of the parasitic BJTs. On the other hand, the dynamic range at the lower gain region is limited by circuit mismatches and the resulting offset that can corrupt the small control signal in this region. The overall dynamic range can be improved by increasing the tail device (M 5, 6 in Fig. 7 ) overdrive voltage for better control linearity of the VGA and also incorporating good matching conditions and offset tuning features of the overall control loop. Fig. 13(a) shows the measured offset performance of the implemented architecture. The output offset voltage in response to the input DC current is heavily attenuated, indicating the effectiveness of the offset cancellation loop. For example, the high frequency transimpedance of the circuit is ∼ 75 dBΩ for a control voltage of 0.52 V [ Fig. 12(b) ]. However, the DC gain for the same control voltage from Fig. 13(a) is only ∼ 30 dBΩ, indicating the aforementioned DC attenuation. The input impedance of the TIA is calculated from the measured single ended reflection coefficient (S 11 ), according to [34] 
The input impedance indeed has a zero at around 700 MHz [ Fig. 13(b) ], which agrees with simulation results. Moreover, the low frequency input impedance is only ∼ 3 Ω, which is close to the simulated value as shown in Fig. 5(c) .
The input referred noise of the receiver is estimated from the measured noise histogram at the output for different control voltages while there is no input excitation. Fig. 14 shows the measured noise histogram by an oscilloscope (Agilent DCA-86100C) in the presence of an equipment generated r.m.s. noise voltage (V n,osc ) of 1.5 mV. Therefore, the following equation and a conservative estimate of equivalent noise bandwidth (ENBW) of ∼2.5 GHz [from Fig. 12(a) ] is utilized to calculate the average input referred noise spectral density [34] :
where, V n,out is the output r.m.s. noise of the receiver measured from the noise histogram in Fig. 14 .
In order to characterize the linearity of the receiver, the 1 dBcompression point measurement is utilized. The input referred 1 dB compression point refers to the input condition at which the gain of the receiver reduces from the small signal gain by 1 dB. The linearity characterization is done similarly as the gain measurement [ Fig. 12(b) ] except that the input is swept and the gain compression is recorded for the corresponding control voltage (V c,VGA ). Fig. 15(a) shows the screenshot of the spectrum analyzer (V c,VGA = 0.56 V & input current, I in = 40 μm) indicating the power measurement at the output which is later converted to voltage for gain calculation. The linearity and noise measurement for different control voltage are summarized in Fig. 15(b) , indicating that there is a trade-off between the noise and linearity and the receiver gain should be chosen from the required linearity and BER specification of the system. To characterize the optical performance of the receiver, an external bare die photodiode (Albis PDCS100T-GS) with a diameter of 100 μm is used. The photodiode has a responsivity of about 0.4 A/W at 680 nm. The transmitter is composed of a VCSEL with a wavelength of 680 nm (Vixar I0-0680C-0000-B001) and a driver evaluation board from Analog Devices (EVAL-ADN2530). The chosen wavelength is close to the wavelength of the red light used to create white illumination in [4] , [35] . Due to the unavailability of a lens fixture at the time of measurement, a fiber is used to couple light from the laser to the photodiode surface. Since, the chip is tested with a high speed external photodiode, no photodiode equalizer is included in the design. The measured eye diagram for 2 31 − 1 PRBS input from Agilent N4955A-P12 pattern generator for different input powers is shown in Fig. 16(a)-(c) . The eye diagrams indicate the effectiveness of the AGC circuit showing that the output peak-to-peak is constant for ∼10 dB of input variation that is within the safe driving range of the VCSEL used. The measured optical bit-error-rate performance [ Fig. 12(d) ] shows that the receiver can work up to 5 Gb/s maintaining a BER < 10
−12
for an input average power of −9.5 dBm. It was not possible to test at higher speed both due to the bandwidth limitation of the receiver [ Fig. 12(a) ] and the speed limitation (∼5 GHz) of the VCSEL [36] . The sensitivity of −9.5 dBm translates to an average optical power of ∼0.11 mW in linear scale and is easily available in short range optical communication scenarios [1] , [4] . The performance of the receiver for NRZ-OOK modulation is summarized in Table I and compared against recent publications with similar wavelengths. The results indicate that the circuit achieves the highest data rate (5 Gb/s) with high input capacitive loading (15 pF) while only dissipating 40 mW that includes the power dissipation of the AGC circuitry. Moreover, unlike previous designs, this work implements dB-linear gain control in optical receivers that is necessary for constant settling time AGC operation. Finally, compared to similar works, the proposed architecture achieves the highest energy efficiency.
V. CONCLUSION
A high speed, linear optical receiver architecture for short range optical communication links is presented. The architecture utilizes dB-linear variable gain control in AGC circuit for constant settling time and super-Gm gain cell in the preamplifier for multi-Gbps communication in the presence of large photodiode capacitance. With a 15 pF input capacitive load, the architecture achieves a highest data rate of 5 Gb/s, maintaining a BER < 10 −12 and displays a gain independent bandwidth of 2.5 GHz. The linearity characterizations indicate an input 1 dB compression point of −7.5 dBm while the input referred noise density is better than 0.24 nA/ (Hz) with a gain control range around 30 dBΩ ∼ 75 dBΩ. To the best of the author's knowledge, the implemented chip is the first reported optical receiver in standard CMOS technology with dB-linear automatic gain control (AGC) for advanced modulation schemes, that also achieves the highest reported NRZ data rate and energy efficiency while tolerating similar input capacitive loading from integrated large area PDs. The loop gain of an AGC system determines its settling behavior and loop dynamics. The AGC loop gain can be defined as the amplification of a perturbation signal to control the VGA gain around the AGC loop. In this Appendix, the loop gain and settling time equations appearing in (1) and (2), respectively are derived based on the AGC system as shown in Fig. 2(a) .
In order to derive the loop gain, we break the AGC loop at the control input of G(V c ) in Fig. 2(a) , apply a perturbation signal and measure the amplified signal fed back to the original location. The loop gain obtained from the ratio of the amplified signal to the test signal can be written as
where, dV 1 /dV c indicates the VGA output change due to the change in control voltage. Moreover, the output and reference voltages in Fig. 2 (a) are assumed to be constant for the purpose of this derivation. Assuming linear operation of the VGA, its output can be written as
Differentiating (17) and rewriting in terms of the constant AGC output voltage,
Substituting (18) in (16) and rearranging, the loop gain equation as shown in (1) is achieved
In order to derive the settling time expression in (2), we resort to time domain analysis of the AGC loop dynamics assuming that the loop filter, F(s) is realized with an integrator for high DC gain [ Fig. 2(b) ]. Expressing the input-output relationship in dB and differentiating
Now, using the exponential nature of the VGA gain in the AGC system in Fig. 2(b 
Assuming that the AGC loop has settled so that k p V o ≈ V REF and writing ln(V in ) = x(t) & ln(V o ) = y(t), (21) can be rewritten as
This is the equation of a high pass transfer function and for zero initial conditions can be shown to be equivalent to
where, the settling time,
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